Abstract-Cascaded two level converters (CTL) are gaining prominence with increased installations worldwide in high-voltage direct current (HVdc) systems. The simulation of CTLs is important to assist with the design of hardware, control systems, and planning of power system expansions. However, the simulation of CTL-HVdc using existing software takes a long time due to the presence of a large number of states and non-linear devices. An ultra-fast single-or multi-CPU simulation algorithm to simulate the CTL-HVdc system based on state-space models, hybrid discretization algorithm with a relaxation technique that reduces the imposed computational burden, and a multi-rate method is presented in this paper. The developed algorithm is validated with respect to reference PSCAD/EMTDC model.
I. INTRODUCTION
The cascaded two-level converter (CTL) is a variant of the popular half-bridge based modular multilevel converter (MMC). It offers the modularity of MMCs and improves the efficiency of operation compared to the MMCs [1] . It is also less complex compared to the MMCs. The higher efficiency and lesser complexity arise from the series connection of semiconductor switches (insulated-gate bipolar transistors -IGBTs with antiparallel diodes) to form a single high-voltage switch that is used in each submodule (SM) [2] . In the MMC, each SM consists of a single semiconductor switch.
The smaller footprint of CTL-based high-voltage direct
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There are a few simulation algorithms of MMCHVdc systems that have been proposed in [7] , [8] . The application of these algorithms to MMC is possible. However, the differences between MMCs and CTLs require an unique algorithm to simulate CTLs. The differences between MMCs and CTLs arise in the switch configuration, number of SMs per arm, the modulation strategy to control SMs, and the filter design in each arm. The switch in the SM of an MMC uses one power module, as compared to 8 press-pack devices in series in each switch in the SM of a CTL [1] . The number of SMs per arm in CTL is one-eighth that of the MMC when connected to the same dc-side voltage. The difference arises due to the different switch configurations. The modulation strategy in the MMC is based on nearest level control that switches the SMs at nearly 60 Hz frequency (or, ac-side frequency). The modulation strategy in the CTL uses pulse-width modulation (PWM) with several hundred Hertz switching of each SM to get similar dynamic performance as the MMC. Compared to the LCL filter in the CTL, the filter in an MMC uses only an inductor. These differences result in a very small timestep required to accurately simulate CTLs (of the order of ns), making it important to model and simulate the CTL with a different approach to that of the MMC to reap significant computational gains.
In this paper, the CTL-HVdc system model is used to identify the components in the DAEs and the specific operating conditions in which the stiffness is introduced. The stiff parts of the differential algebraic equations (DAEs) are separated and a hybrid discretization algorithm is used to simulate the different parts of the DAE. The hybrid discretization algorithm consists of an implicit and an explicit discretization algorithm that discretize the appropriate parts of the DAE. Moreover, a relaxation algorithm is introduced to avoid the requirement of the large number of state-space system models and their corresponding transition and event detection algorithms as explained in [8] . Multi-rate methods are also applied to these models to further improve the speed of implementation. The proposed simulation algorithm of the CTL-HVdc systems is validated using a reference PSCAD/EMTDC model under various operating conditions.
II. CTL-HVDC
The circuit diagram of the CTL is shown in the Fig. 1 . Phase a notation is only shown in Fig. 1 . Phases b, and c follow the similar notation as in phase a. The CTL consists of three phase-legs. Each phase-leg consists of two arms: the upper arm and the lower arm. Each arm consists of "N" series connected half-bridge SMs and a LCL filter. Each switch in the half-bridge SMs uses eight series connected press-pack IGBTs with antiparallel diodes. The press-pack IGBT offers short-circuit mode of failure, which provides safe operation of the CTL when one of the IGBTs fails. The LCL filter is sized to remove the second harmonic circulating current and limit fault currents. The value of "N" ranges from fifty today and can range up to a few hundred in the near future for HVdc applications with increase in the dc voltage range.
The state-space modeling of CTL considers the arm currents, filter capacitor voltage, and SM capacitor voltages as the states, resulting in a total of 6N + 12 states. Additionally, there are 12N switching states based on the number of IGBTs in half-bridge SMs. From the calculated states, it can be observed that several hundred to a few thousand states are present. The presence of a large number of diodes introduces numerical stiffness in the simulation models of the CTL. Moreover, the pulse-width modulation (PWM) applied to each CTL SM requires very small time-steps (of the order of nano seconds) to accurately identify switching pulses. These challenges result in the requirement of advanced simulation algorithms.
III. MODEL OF CTL & SIMULATION ALGORITHM
The model of half-bridge based CTL-HVdc system captures the dynamics of the 6N + 12 states present. From Fig. 1 , the dynamics of arm currents in CTL-HVdc system are described in (1) .
The SM capacitor voltage dynamics are given by
R p is the resistor across the SM capacitor (not shown in Fig. 1 ). R p is used to measure voltage across SM capacitor and also used for discharge purposes. The overall dynamics of CTL are represented by the semiexplicit DAEs in (1) and (2). Numerical stiffness is observed in the arm current dynamics in (1) due to the presence of sgn function in the arm voltages (v y,j ). The sgn function is associated with the blocked state of the SMs. The blocked state of the SMs is defined as the state in which all the semiconductor devices in the H-bridge are in OFF state. There is no numerical stiffness associated with the SM capacitor voltage dynamics in (2) as the sgn function can be treated as an external input.
A. Hybrid Discretization
The model of CTL is separated based on the numerical stiffness associated with the states. The dynamics of 
the separated states are discretized using hybrid discretization, like the method described in [8] . While the dynamics of SM capacitor voltages are discretized using non-stiff explicit discretization algorithm like forward Euler, the dynamics of arm current dynamics are discretized using an implicit discretization algorithm with stiff-decay property like backward Euler. The separated dynamics are interfaced using a relaxation algorithm that is explained in the next section. The use of hybrid discretization results in inverting only a 11×11 matrix at every instant in the simulation of the proposed CTL model. In the conventional simulation of CTL models, the simulation of CTL will require the inversion of a (6N + 12) × (6N + 12) matrix. Thus, the computational burden imposed by the simulation of the proposed CTL model is significantly reduced.
B. Hysteresis Relaxation Algorithm
A hysteresis relaxation algorithm is applied on sgn function in the arm current dynamics to stabilize the interaction between the dynamics of the SM capacitor voltages and arm currents. The relaxation algorithm applied to the model representing the blocked-state of SMs is shown in Fig. 2 . Although the hysteresis relaxation reduces the numerical stiffness in the arm currents' dynamics, the arm currents' dynamics still require an implicit discretization with stiff decay property like backward Euler. The use of backward Euler discretization allows a higher slope in the hysteresis loop that increases the accuracy of the simulation and avoids the requirement of very low time-steps (of the order of nano-seconds).
C. Multi-Rate Simulation
In addition to the hybrid discretization and relaxation algorithms, multi-rate simulation method is adopted to reduce the burden imposed by the very small timesteps requirement. A smaller time-step is applied to evaluate the dynamics of the SM capacitor voltages and determine switch states in the SM by the SM capacitor voltage balancing method. A larger time-step is applied to evaluate the dynamics of the arm currents and the upper-level control algorithms. The upper-level control algorithms typically adopt a larger time-step. The use of hybrid discretization reduces the matrix inversion requirements by applying a larger time-step to evaluate the dynamics of the arm currents, thus reducing the computational requirements in simulating CTLs.
IV. CONTROL SYSTEM
The control system of the CTL consists of two levels [1] and is shown in Fig. 3. -An upper-level control that calculates the arm modulation indices from various measurements of system variables and the inner current control, and -A lower-level control that performs the SM capacitor voltage control at each individual SM and the PWM generation The inner current control in the upper-level control is same as the inner current control implemented in MMCs [9] . The modulation indices of the upper and lower arms are given below
where, m j represents the fundamental component of the phase reference waveform m circ,j represents the modulation index of phase-j generated from the circulating current control The arm modulation indices generated at the upperlevel are sent to each individual SM. The SM capacitor voltage control in the lower-level control introduces an additional term in each SM's modulation index. The additional term is based on maintaining SM capacitor voltage at its reference. This term is small enough to minimize distortions to the ac-side voltage and is set proportional to the error between the SM-voltage reference and the individual SM voltage. Based on phase-shifted PWM, the switching signals for each individual SM is generated using the modulation index determined in the SM. The carrier frequency in PWM is taken to be 360 Hz.
V. SIMULATION RESULTS & COMPARISON

A. Benchmarking Case Study
The benchmarking case-study used to validate the developed CTL model and simulation algorithm is based on the HVdc interconnection link between France and Spain, named as Interconnexionélectrique FranceEspagne (INELFE) project. The INELFE project can transmit a rated power of 1 GW with a transmission voltage of ±320 kV dc with two MMCs [10] . The ratings of INELFE converter station are tabulated in Table I . The MMC substation in the project is replaced by a CTL substation in the benchmarking case-studies. The corresponding CTL circuit parameters and control systems are designed in this section. Based on the INELFE project's specifications and the fact that eight series connected IGBTs represent one switch in an SM, the voltage rating and switching frequency of the SM in a CTL are tabulated in Table II. The LCL filter in CTL is designed based on the requirement to eliminate the second harmonic component of the circulating currents. The equivalent circuit representation of the LCL filter to identify its dependence on the circulating currents in CTL is shown in Fig. 4 . The filter design procedure is calculated based on the procedure given in [11] . 
where,
I circ : second harmonic circulating current V circ : second harmonic circulating voltage 2) The reactors L o1 and L o2 are 50 mH and 15 mH, R o is 20 kΩ. This assumption is based on the fact that the arm inductors chosen for the CTL should be similar to that of the INELFE project's arm inductors. The value of R o is high to reduce losses.
3) The admittance of the circuit at second harmonic frequency is calculated for the circuit shown in Fig. 4 and kept at a small value. The small value of the admittance eliminates the second harmonic circulating current. The capacitor C f can then be calculated as following
Assuming E = 33 kJ/MVA, the required SM capacitance can be determined as
The LCL filter parameters are summarized in Table III .
B. Validation of Simulation Algorithm
Based on the benchmarking case study parameters for CTL, a detailed reference switched model of CTL based on existing modeling methods [7] takes 83 s to simulate 1 s, as compared to 6.8 s taken by the developed method. The speed-up observed is 12x.
VI. CONCLUSIONS
An advanced modeling and simulation algorithm is presented for CTLs based on using state-space models, numerical stiffness-based separation, relaxation algorithms, hybrid discretization, and multi-rate methods. The proposed models and simulation algorithms result in 12x speed up of the CTL simulations with less than 1% error observed in the states of the CTL. 
